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Part I: Shielded CMOS Shift Register
Intrpdu ction
Semiconductor surfaces are sensitive to electric fields. In
order to avoid surface inversion due to stray electric fields such as
the electric fields created by either high voltages appearing in the
interconnections or stray electric charges resting on the oxide, it
is necessary that the oxides (other than the oxide under the gate area)
be thick (usually *> 10,000 angstroms). When the surface is inverted,
a conductive path exists between the isolated sources and drains and
causes excessive power dissipation and malfunction of the circuits.
If multilayer interconnections are used, an even thicker oxide must
be deposited. Such a thick oxide consumes long processing time, some-
times requires two or more depositions, may cause metal interconnect
discontinuity at the oxide steps and may suffer from cracking. The
quality of the oxide must also be good so that no trapped charges or
mobile ions are present to cause instability. This surface inversion
problem is particularly severe in complementary MOS transistors due
to the low surface concentration of the p-"well" where n-channel
devices are fabricated. Many conventional CMOS integrated circuit
designers have resorted to the use of a heavily doped guard ring
(e.g. a p+ ring around the p-well or an n-f- ring in the n-substrate) to
break up the spurious conductive path. However, such a measure has the
drawback that the chip area is increased. This study describes a
shielded CMOS integrated structure which is used to prevent field inversion
in the r,egion not occupied by the gates and which permits the use of a
thinner field oxide, reduces the chip area, and has provision for
simplified multilayer interconnections. The structure is used in the
design of a static shift register.
Structure
The underlying principle of the shielded structure is to
use an electrostatic shield over all the region that is not occupied by
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the gate. The structure is shown in Figure I.I.Silicon gate technology
is used. The shield is fabricated simultaneously with the same
polycrystalline silicon as the gate. The polycrystalline silicon
covering the area between the source and drain serves as the gate, while
the polycrystalline silicon in the remaining area is not removed but
serves as an electrostatic shield.
In operation, the shield can be connected to a convenient
d-c potential, such as the background potential. Thus any potential
on the aluminum interconnection cannot effect the underlying silicon.
In the shielded complementary MOS structure the n-doped poly-
crystalline silicon layer is used for the gates, the shields, and if
necessary, crossunder interconnections. The shields can be polarized
to different potentials with respect to the background. A convenient
scheme is for the background and the shield to be equi-potential.
Therefore, the shield for the p-channel region is separated from the
shield for the n-channel region. This separation should not adversely
affect the isolation because the inversion layer which may be created in
the unshielded region becomes discontinuous under the shield.
In order to have the same n-dpped gate for both complementary
channels, only the n-channel gate is self-aligned. The source and the
drain for the p-channels are diffused prior to the gate oxidation as
in conventional aluminum gate MOS transistors.
Design of Shielded CMOS Integrated Shift Register
The chip area using the shielded structure can be reduced by
eliminating the guard rings as shown in Figure 1.2. Figure I.2(b) is
the shielded version, while Figure I.2(a) is the conventional guard-ring
structure. It can be seen that the spacing between two neighboring
complementary diffused regions is substantially reduced (from AOu to
32n assuming each minimum demarkation of fiu).
The other factor contributing to area reduction is due to the
multilayer interconnection provided by the shield layer and the metal
layer.
The exact reduction in area depends on the topology of the lay-
out. The saving in area is sometimes offset by the need to isolate the
polysilicon gate and the shield. It is also necessary to allow some
area to make ohmic contact from the metal interconnection to the poly-
silicon gate.
Figure 1.3 shows how two complementary transistors may be
connected as an inverter. Figure I.3(a) is the conventional design with
both p+ and n+ guard rings. The p+ channel MOS transistor located on the
left-hand side is somewhat wider than the n-channel transistor on the
right-hand side to equalize the transconductance. For the shielded
version shown in Figure-I.3(b), the polysilicon gate and the polysilicon
shielded must be isolated by etching away the polysilicon which is the
shaded region. However the spacing between two isolated polysilicon regions
is made smaller than two isolated diffused regions due to the absense of
lateral diffusion. Portions of the polysilicon gate areas for both tran*
sistors are enlarged for contact windows. The enlargement increases the
source-to-drain distance for that portion of the n-channel transistor.
To compensate for the difference in transconductance, the n-channel width
should be increased.
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Major area reduction for circuits requiring crossing of inter-
connection can be realized by the extra layer of interconnection provided
by the polysilicon. In a static shift register stage as shown in Figure 1.4,
the crossing of interconnections is required to furnish the feedback path.
The layout of the conventional shift register is shown in Figure 1.5 (a).
The locations of the various transistors are labeled and correspond to
that of Figure 1.4. The aluminum interconnection is indicated by the
shaded outlines. Note that the width of the shift register cell is widened
by the two U-shaped interconnections which correspond to the feedback paths
Fl and F2.
In the shielded version of the shift register as shown in
Figure I.5(b), the feedback path F2 crosses over the gate of 03 instead
of circumventing around the outskirt of the cell. As a result of this
multilayer interconnection and the shielded design, the width of the shift
register cell is now reduced to 142U meters as compared to iSQjm for the
conventional design.
The complete shift register has 128-bits. The block diagram
of the complete shift register-* is shown in Figure 1.6. It consists
of selected logic gates, clock amplifiers, logic to permit information
to be loaded into the shift register or be recirculated around the shift
register, drivers, etc. These peripheral circuits are placed around the
128-bit shift registers matrix as shown in Figure 1.7. The peripheral
circuits for the shielded design are made the same size as the conventional
circuits; however, the width of the p-channel transistors is made wider
than the conventional design to better equalize the transconductance.
The layouts for the different levels of the shielded shift
register are shown in Figure I.?a-f. For comparison, the conventional
CMOS versions are shown in Figure I.8a-f.
The resultant integrated circuit for the shield design is
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3110 x 2885 u in comparison with a dimension of 3718 x 2885 u for the
conventional design. In this design, the saving in chip area is over 20^ .
Processing
The processing steps of the shielded integrated complementary
MOS transistor structure is shown in Figure 1.9. The process follows as
much as possible the conventional complementary MOS integrated fabri-
cation steps, except for the provision for incorporating the polycrys-
talline silicon shield. The detailed steps are as follows:
1. Substrate: ( 1,0,0), n-type 4-70-cm
2. Thermal oxidation: 5000? thick
3. Photoengraving for p-well windows (see Figure I.9a)
4. Boron diffusion of p-well: 4750/sq, 13. 5u meter
5. Photoengraving for p+ source and drain windows (see Figure I.9b)
6. p+ boron diffusion: 1250/sq, lu meter
7. Stripping of oxide
8. Gate dielectric: lOOoX SiO- + AOoX Si-N.
9. Vapor growth of polycrystalline silicon by decomposition of
silane (see Figure I.9c): 5000A
10. Silicon Nitride deposition 50oX.
11. Photoengraving for n+ source and drain windows (see
Figure I.9d).
12. n+ phosphorous diffusion: 100/sq, lu meter in silicon
substrate
13. Photoengraving for etching the polycrystalline silicon to
isolate the gate from the shield and the shields for the
p-channel and n-channel regions, (see Figure I.9e)
14. Phosphorus doping of polycrystalline silicon: 100/sq, 0.5u meter
15. Oxidation: 2000&
16. Photoengraving for contact windows (see Figure I.9f)
17. Alundnization: ?OOOS
18. Photoengraving for interconnection (See Figure I.9g)
19. Sintering
The processing steps have evolved considerably during the
course of the contract. Improvements incorporated in the polycrystalline
silicon deposition process affected the etching characteristics of the
poly layer. Modifications in the deposition apparatus permitted a
200 C lower temperature of 600 C to be used. At this lower temperature,
the polycrystalline silicon grain structure was finer and tighter, the
layer thickness was more uniform across each wafer and the appearance was
that of a polished wafer. However, the larger grain structure of the
former layers apparently aided the etching process in subsequent photo-
engraving steps. Longer etching times become necessary with the improved
layers aggravating the already significant undercutting problem. The
course of action taken was to solve the photoengraving problems since the
improved polycrystalline layers exhibited properties necessary for high
resolution.
After the processes were developed with test wafers and device
runs were started, it became apparent that the photoengraving techniques
behaved differently when applied to device runs.
Response of the polycrystalline silicon layers to acid depended
on the history of prior operations on the device wafers. Subsequently, it
was found that subjecting the poly layers to a high temperature operation
with either a nitrogen or an oxidizing atmosphere caused the silicon grains
to become coated with silicon nitride or silicon dioxide. In this event,
the time required to etch completely through a 3000R polysilicon layer
would increase from 30 seconds to 10 minutes. The times could be reduced
by alternating between the polysilicon etch (12 parts Acetic Acid, 5 parts
Nitric Acid and 1 part Hydrofluoric Acid) and an oxide or nitride etch.
Although this could not be considered a realistic solution since multiple
dips in either oxide or nitride etch would be incompatible with existing
masking techniques, the nature of the problem is demonstrated.
The effort to develop a viable silicon gate process continued
with the purchase of plasma etching equipment to photoengrave silicon
and silicon nitride layers. This apparatus Is capable of etching undoped
polysilicon layers into high resolution with very little undercutting.
Since the best photoengraving results are obtained with undoped
polysilicon layers, the processing sequence was modified to incorporating
a silicon nitride layer over the polysilicon. The silicon nitride prevents
the phosphorous from diffusing into the polysilicon during the n+ source
and drain diffusion without affecting the self aligning feature. The
overcoating with silicon nitride does not complicate the photoengraving
since the plasma device etches nitride and silicon with equal ease. After
the last remaining polysilicon etching step immediately following the
phosphorus diffusion, the overcoat of nitride is stripped by chemical
means and the poly layer is doped by phosphorus diffusion. This is the
process used to fabricate the shielded shift register device shown in
Figure 1.10.
The standard unshielded shift register was made using similar
processing parameters to permit a meaningful comparison. The standard
chip is shown in Figure I.H.
Characteristics of Shielded CMOS Integrated Devices
The completed test devices in an experimental integrated circuit
were evaluated. Some of the salient characteristics are as follows:
Threshold Voltage: The threshold voltage was obtained by
connecting the gate to the drain and measuring the drain to source diode
characteristics. Typical p-channel and n-channel characteristics are
shown in Figure I.12a and I.i2b, respectively. In Figures 1.12 and 1.13,
unit #1 and unit #2 are representative of the two extremes of low and high
threshold voltages. If the threshold voltage is taken as the gate voltage
corresponding to lOua of current, then the threshold voltages for the
p-channel are -1.5V and -2.2V and that for the n-channel are 1.7V and
3-3V. The spread in threshold voltages within the same run is of the
order of O.iv. The values of the threshold voltages and the spread in
these values from run to run are those typically obtained with conventional
aluminum-gate CMOS integrated circuits, thus implying that the n-doped
silicon gate has essentially the same work function as the aluminum gate.
Output Characteristic: The typical output characteristics of the
p-channel transistors and the n-channel transistors are shown in Figures
I.13aand I.13b. The n-channel transistor has a higher transconductance
(more than 2 times) than the p-channel transistor as expected from the
difference in mobilities of electrons and holes. The drain breakdown
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voltage of 18 volts is somewhat lower than the conventional 20+ volts.
This is probably due to the shallow n+ junction resulting in a sharper
curvature.
Effectiveness of the Shield: The effectiveness of the shield was
tested on a test transistor with the silicon gate shorted to the background
and the aluminum field plate biased to the voltage steps supplied by the
Tektronix 575 Curve Tracer. Up to I8v was applied to the field plate and
a negligible amount of current could be observed for either p-channel or
the n-channel.
No higher voltage can be applied to the field plates of the
n-channel transistors because the aluminum field plate is clamped by a
protective diode. A much higher field plate voltage can be applied to
the p-channel transistors, because the protective diode has a higher
breakdown voltage ( "*50V).
In the design of the test transistor the shield is isolated
from the substrate. Both the field plate potential and the shield poten-
tial can be varied independently. Figure I.14a shows the n-channel drain
characteristics with the field plate potential at zero and the shield
potential as running parameter. Figure I. 14b shows the characteristics
with the field plate at iBV. Figures I. 15a and I.15b show corresponding
characteristics for the p-channel device. Note that the two sets of
curves are indistinguishable. Note also that the current is zero when
the shield potential is below the threshold voltage of the transistors.
From these observations, one can conclude that the field shield is very
effective in preventing surface inversion beneath the interconnections.
Stability: The stability of the n-doped silicon gate CMOS
structure can best be tested by observing the C-V curves. C-V measurements
were made on the capacitors on the chip.
Figure 1.16 shows the C-V curves of an n-doped gate on p-type
and an n-doped gate on n-type backgrounds. The curves show that the
capacitance for n-substrate drops to a low value with negative gate volt-
age, meaning that the p-channel device is in enhancement mode. Similarly,
the flat-band voltage for the p-background is positive, meaning that the
n-channel is also in enhancement mode. The n-substrate capacitance drops
to lower value than the p-background capacitance, because the n-substrate
has a lower impurity concentration than the surface concentration of the
p-well.
Figure 1.17 shows the C-V curve of an n-doped gate on n-type
substrate under various conditions. In addition to room temperature bias,
the sample was subjected to temperature-bias test at +20 volts and 200 C.
All readings were taken at room temperature. Note that there is very
little shift in the characteristic with respect to room temperature bias
conditions, indicating that the characteristics are very stable.
For comparison, a p-doped gate MOS capacitor was fabricated on
an n-type substrate using similar processing steps and subjected to temp-
erature bias. The C-V curve is shown in Figure 1.18. Note that there is
approximately a half-volt shift in the characteristics. This instability
was also reported by other investigators^ .
From this comparison, we can see that the n-doped gate is more
stable than the p-doped gate. This stability is probably due to the
diffusion of phosphorous into the gate oxide, thereby complexing any mobile
ions and preventing them from moving''.
Inverter Operation: The input-output characteristic of two
typical inverters is shown in Figure 1.19 corresponding to the transistors
in Figure 1.12. Note that the output voltage drops to zero when the input
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voltage exceeds 2-3V, indicating that the operation of the ..inverter
should be satisfactory from 3V up to the breakdown voltage of either
transistor. Since the n-channel transistor has a lower breakdown voltage
of 18V, the maximum operating voltage limit should be set at a lower
value, perhaps 15V.
Testing of Shift Register
A tester was built to evaluate the shift register. It is
suitable for both the conventional shift register and the shielded
shift register. The shift register is designed such that two conditions
are met to shift data into and out of the register:
POWER ON: The Power On must be low in order for the clock
to be gated into the register. When Power On goes high, 0
is held high, which inhibits shifting and retains the data
in the register.
SELECT DECODING; The four Exclusive-Nor gates perform selection
decoding for the register. By hard-writing one set of inputs
(i.e., Y - Y,), one out of 16 shift registers can be selected.
Full identity at each of the X-Y pairs is necessary; when any
Xi^ Yi' then ^  is held high and the shiftinB is inhibited.
When these conditions are met, the following operations can be
performed:
TRANSFER; With "Load" =1 and "Transfer" = 0, data is transferred
into the register from the FAS input. The data entering the
register also appears at the Q and Q outputs. By connecting TAS
to FAS, data in the register can be recirculated, under control
of the "Transfer" command.
LOAD; With "Transfer" = 1 and "Load" = 0, new data_can enter
the register via the INFO terminal. Q output = 1; Q = 0.
STORE: With "Load" = 1 and "Transfer" = 1 no shifting takes place.
The FAS input appears on Q and Q.
CLEAR; With "Load" = 0 and "Transfer" = 0, Q will be high; Q will
be low. The clock will load "0"s into the register.
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Desicription of the Tester. The tester is designed to test
the 128 Bit CMOS Statis Shift Register only. The testing circuit (Fig.I.20)
generates the two control and the clock waveforms required by the Device
Under Test (BUT). The clock wave form is generated by two NOR gates connected
as an astable multivibrator; the clock frequency is 5 the astable frequency.
Internal control of the TRANSFER and LOAD control inputs, and generation of
the INFO waveform, the test data to be stored, is accomplished by a 7-stage
shift register and decoding gates. This shift register has two outputs,
one of which, the SYNC output, is high once every 128 clock pulses. The
other output is the INFO output. The SYNC output is used as a timing
pulse for LOAD and TRANSFER, since these control inputs can only change
state once every 128 pulses. The SYNC output can also be used as the
Sync for an oscilloscope.
Figure 1.21 shows the chassis of the tester. The DUT terminals
are connected to the multi-prong prober to the right. Figure I.22(a) shows
the generated INFO waveform (top) and the CLOCK wavefoun (bottom). Figure
I.22(b) shows the INFO waveform (top) recirculating in an integrated shift
register and the output CLOCK signal (bottom) of the shift register.
Operating Conditions.
A. Power Supply - use a negative ground power supply, V _ as
ground, with VDD - Vgs =10 volts.
B. Connections to oscilloscope - For direct comparison of
waveforms, a dual trace scope works best. Scope Sync
connects to SYNC terminal on left side of case. Vertical
input terminals connect to any of the output terminals on
the left side of the case.
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C. Operation - Before data can be entered into the register,
each Xi must equal each Yi, the CLK and INFO switches must
be low, and PWR must be high. To view the data on the scope,
it must recirculate thru the SR, therefore, the EEC switch
must be low.
1.) With the TRANS switch low, data is entered into
the register whenever the LOAD switch is moved from
low to high.
2.) To view the data on the oscilloscope, the REC switch
must first be low. Data is entered into the register
as in part 1. With LOAD switch still high, set the
TRANS switch from low to high. Data should now be
recirculating in the register, and should be visible
on scope.
Evaluation. The completed conventional shift register as well
as the completed shielded vervion were tested. For the conventional
shift register, it was revealed by probing that there are operational
individual logic gates for every gate, from G, through G.^  in Fig. I.?.
Clock outputs were observed at the output terminals of many chips. When
the signal was injected with a probe at the "DATA IN" point in Fig. 1.9,
it was found that the signal can propagate through many stages of the
matrix. However, the yield of the shift register is so low that no
chip was found that can have the signal propagate through the 128 stages.
Nor have we found any unit that has the signal propagate from "INFO"
input to the "DATA IN" point of the shift register.
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Modified Design. Due to the low yield of processing, it was
decided to fabricate one version with a fewer number of cells. For convenience
in topology, a sixteen-bit was chosen using two columns of the shift
register bits. Another modification allows a signal to be injected at the
"DATA IN" point of the shift register instead of all the way from the "INFO"
input, thus bypassing most of the control logic.
The modifications involved some changes in the "Contact" and
"Interconnection" masks. The modified interconnection mask is shown
in Figure 1.3.
For the same reasons, the shielded shift register was also
modified. The interconnection mask layout is shown in Fig. 1.22.
Summary
A shielded complementary MOS integrated circuit structure was
developed. N-doped polycrystalline silicon was used for all the gates
and the shield. The threshold voltages obtained on a <1,0,0> oriented
silicon substrate ranged from 1.5V to 3V for either channel — nearly
the same as conventional CMOS integrated circuits.
The effectiveness of the shield was demonstrated by constructing
a special field plate over certain transistors. When high potentials were
applied to the field plates, no drain current could be observed when the
gate was connected to the background.
Integrated inverters performed satisfactorily from 3 to 15 volts,
limited at the low end by the threshold voltages and at the high end by
the drain breakdown voltages of the n-channel transistors.
The stability of the new structure with an n-doped silicon gate
as measured by the shift in C-V curve under 200°C + 20V temperature-bias
conditions was better than conventional aluminum gate or p-doped silicon
gate devices presumably due to the doping of the gate oxide with phosphorous.
In a 128-bit shift register design, the shielded structure results
in a 2Q% reduction in area.
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Part II: Shielded Double-Diffused MOS Inverter
Introduction:
In the realm of semiconductor active devices, field effect tran-
sistors have generally been considered as inferior to the bipolar transistor
in high frequency response. In the state-of-the-art FET's, the channel
length L is much larger than the base-width W of bipolar transistor ,
because the lateral L dimension is determined by photolithographical techniques,
while W, is controlled by diffusion techniques. In practice, W. can be well
controlled in the fractional micron range while L can only be controlled to
one order of magnitude higher. Since the gain-bandwidth product has a
reciprocal square-law dependence on these dimensions, the net results is
that bipolar transistors are faster than field effect transistors.
A narrow channel length can be achieved by double diffusion like
1 2the conventional bipolar transistor. ' In addition to transistors,
simple integrated switching circuits having double-diffused switching MOS
transistors, and depletion mode load device were fabricated to achieve
higher speed, smaller size and lower power dissipation than conventional
MOS integrated circuits.
Integrated Double-Diffused MOS Structure
An integrated double-diffused n-channel MOS structure is shown
in Figure II. 1 The substrate can be either p-type or n-type. The window
defining the source regions is diffused with both n-type dopant and a
lower-concentration p-type dopant. The window defining the drain region
is diffused with an n-type dopant as in conventional transistors. With
double diffusion, the channel length is of p-type region and can be made very narrow,
less than lum. At the same time, the p-type doping is more concentrated
toward the source, and thus reduces the punch-through effect.
The structure shorn in Figure II.1 can be either depletion mode or
enhancement mode. It is merely a matter of choice of a p-type diffused layer
concentration and substrate crystal orientation. A depletion mode device
requires a low concentration p-background and a high surface state density,
!•«• <1,1,1) oriented crystals. An enhancement mode device requires either
a moderate concentration background or a low surface state density. A
surface concentration of the order of 10 atoms/cm^  on a low surface state
(1,0,0> oriented crystal is appropriate for an enhancement mode device.
Alternatively, a high p-type surface concentration in the low 10 atoms/car
range and a high surface state density (l,l,i> crystal orientation can also
be used for an enhancement mode device.
2
It has been pointed out that it,is desirable to use a depletion
mode load device and an enhancement mode active transistor in switching circuits
to reduce the power dissipation and to increase the switching speed. With
double-diffused structures, it becomes feasible to integrate this kind of
switching circuit. An integrated inverter can be fabricated in a tr-type
or low concentration p-type substrate. The depletion mode load device can be
obtained by eliminating the p-type diffusion used for the active device as
shown in Figure II. 2-For such a structure, a p-type diffusion should also
be applied to all the inactive areas to obtain isolation.
In addition to double-diffusion, it is desirable to incorporate
self-aligned gates for high speed, planar surface for ease of interconnection
in an integrated circuit and electrostatic shield for preventing surface
Inversion. All these featured were incorporated in a shielded structure
3
developed in the previous contract with NASA.
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Computer Analysis of Double-Diffused MOS Transistor
Due to the non-uniformity of the background concentration, the
characteristics of such a device are not as obvious as a conventional MOS
transistor. Computer analysis has been used to find out these characteristics.
Mien the grading of the background is accomplished by a double-diffused
structure as shown in Figure II.1 the impurity concentration distribution
N(x) in the channel background can be approximated as an exponential function,
(see appendix)
N(x) = N(N/N) (x/V + N (1)
where N is the concentration of the channel at the Junction, N, is the
TT-type concentration and x. is the Jvmction depth.
The threshold voltage is a function of x, the distance from the
edge of the source, and is given as
qNss j29BiqN(x) \ 20p + V (x)'T
°ox °ox
•where
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&,o = the gate-background work function difference
20
= XL in 4 * 1Q NW (for an n-doped Si gate with an
q
 n. assumed effective-doping concen-
tration of 4 x 10 atoms/cm.-')
^ = intrinsic concentration = 1.5 x 10 at/cm3 at 27°C
N = surface state density
88
0p = Fermi level associated with a given doping concentration
'-*>•*
c = gate capacitance per unit area
- e Aox7 ox
e = dielectric constant of oxide
- 4 x 8.85 x 10"14 f/cm
t = gate oxide thickness
e . = dielectric constant of silicon
- 11.7 x 8.85 x 10"14 f/cm
V(x) = the potential of the channel at any point x with respect to the substrate
The drain current I_ can be found by substituting the threshold
voltage given in Equation (2) into the relationship
The voltage at x =» L is the drain voltage
In this computation, the mobility is assumed to be constant. The
carrier velocity saturation effect is not taken into account so that we can
have an insight of the effect of a double-diffused structure. The effect
A
of carrier velocity saturation was investigated by Sigg etal and can be
incorporated in the computation by modifying the program. If this velocity
saturation effect were taken into account,, the calculated d-c drain current
and the transconductance would be somewhat lower.
The V-I characteristics of the devices have been evaluated for
several cases. The flow chart of the program is shown in Figure II. 3. Increments
of drain current less than the maximum are selected and equation (3) is solved
for the resulting values of V(x). A numerical integration is performed to
obtain the drain voltage by summing the voltage drops across each increment
of x. A Tna^ rinnnti current corresponding to the saturated drain current if the
channel had no diffused background is used as an upper limit, i.e.
max = [V0 - TT
where V_,(L) is the threshold corresponding to the background concentration
at x =* L without any substrate bias. The different drain currents assumed
are different fractions of I . Figure II. 4 shows the computed result of a
max
double-diffused MOS transistor with (1,1,1) crystal orientation and a threshold
voltage of 1.0V. The following parameters are used:
N = 2.5 x I0n states/cm2 for (1,0,0) orientation
OO
= 10 states/cm2 for (1,1,1) orientation
t = 0.1 rn
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2
200 cm /V-sec
N = 1015 atoms/cm3
Gate Width = 10 ^
Discussion of Computer Results
Effect of Gradient of the Channel; By grading the background
impurity concentration of the channel, the effective length of the channel
is reduced. Also the low background concentration near the drain reduces
the substrate biasing effect. As a result, the d-c current and hence the
trans conductance are greatly increased. The amount of increase depends on
a number of factors which will be discussed in the following paragraphs.
Figure II. 5 shows the comparison of a graded background and a uniform back-
ground.
Note that the percentage increase is greater at low gate voltages.
The impurity gradient in the channel causes the threshold to vary with
location. Near the source junction the threshold is negative because of
compensation, however a short distance from the Junction the p diffusion
dominates and causes a positive peak in the threshold voltage. Further
away from the source region the threshold decreases until the background
concentration dominates. The device behaves somewhat as if a number of
devices with differing threshold voltages were connected in series with their
gates tied to the same potential. A simplified version of this situation
is shown in Figure II. 6a. Here the transistor which is dominated by the p
diffusion (the enhancement-mode device) represents the performance in the
p diffused region, while the transistor which is not influenced by the
diffusion (the depletion-mode device) represents the remainder of the gate.
(It should be recognized that both devices may, in fact, be depletion-mode
devices under some doping conditions, however this only affects absolute
voltage levels.) The enhancement-mode device has a relatively high trans-
conductance and saturation current because it has a relatively short
channel. However, it requires positive gate voltages in order to be in
the operating region. The depletion-mode device, on the other hand has
a relatively long channel, and therefore has lower transconductance and
saturation currents. However, it conducts fairly heavily even with negative
gate voltages. This action can be explained by considering the double-
diffused structure as equivalent to two MOS transistors connected in series
as shown in Figure II. 6b. Q- near the source is an enhancement-node transistor and
Q2 near the drain is a depletion mode transistor. The enhancement mode CL
with a short channel length has a higher transconductance than the depletion
mode Q2 which can be taken as a load device for Q, in an inverter circuit.
The operating points of the inverter can be obtained by plotting the drain
characteristics of Q, and Q_ as if they were independent transistors as
shown in Figure II.7. When Q- is first turned on, say with VR = 2V, the drain
current of Q. intersects the characteristics of Q2 at I2 before the current
of Qg is saturated. The transconductance is essentially equal to that of
Q^. Further increase in gate voltage to say VQ = 3V makes the currents
intersect at I_ where Q2 is nearly saturated. Now, the transconductance is
essentially equal to that of Q2 and is less than that for the first gate
voltage step. At low gate voltages the enhancement-mode transistor conducts
only slightly or may even be cutoff. The depletion-mode transistor is already
well into its conducting region. Since the transistors are in series, the
depletion-mode transistor is in the triode region and has very little effect
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on the net drain current. Drain current and traneconductance are determined
by the enhancement«=mode transistor; transconductance is high because this
transistor has a very short channel. At larger gate voltages, however, the
enhancement-mode transistor is capable of passing more current than the
depletion mode transistor can supply, therefore it moves into the triode
region and the performance of the combination is determined by the depletion
mode transistor. The result is that the transconductance of the combination
is relatively large at lower gate voltages. Note that the two series tran-
sistors can maximize the transconductance even without any velocity saturation
4
of the carriers as discussed by Sigg etal. This characteristic contrasts
with conventional MOS transistor characteristics, where a uniform background
is present and maximum transconductance usually occurs at high gate voltages.
For the example illustrated, the saturated d-c current and transconductance
of the graded background transistor is larger than the uniform background
transistor by an order of magnitude for gate voltages up to 6V. It should
be pointed out that the improvement is not so drastic if the background
concentration is lower and the substrate biasing effect is less, because
the difference in threshold voltage between V_,(L) and V_,(0) is less pronounced,
as depicted by Equation (2). This feature suggests that the double-diffused
transistor can be operated efficiently at low operating voltages.
Effect of the Diffusion Distance; The diffusion distance may be
defined as the distance at which the concentration of the diffused layer is
equal to the concentration of the substrate. The shorter this distance, the
shorter the low conductance portion of the channel and the higher the trans-
conductance. This effect is clearly demonstrated in Figure 8. Note that
when the diffused distance x is shrunk from 1 ^  to 0.5 pjn, the d-c current
at VG = 5V is increased by 10#. Again the percentage increase is greater at
lower gate voltage for the reason given in the previous paragraph. Actually,
the case of uniform background can be considered as having a diffused distance
x. — », which was the way the computer analysis was done.
Effect of Surface State Densities} The substrate orientation has a
marked effect on the surface state densities. The <1,1,1) orientation gives
rise to high surface state densities of the order of 10 charges/cm , while
(1,0,0) orientation gives rise to low surface state densities in the range of
11 210 charges/cm . A high surface state density yields a lower or even negative
threshold voltage. For the same threshold voltage of the transistor, high
surface state density renders the channel near the drain junction more con-
ductive. Thus, the <1,1,1> orientation gives a higher trans conductance than
the <1,0,0) orientation. The result of the computation is shown in Figure II.9.
However, the background concentration for the same threshold voltage is higher
for the <1,1,1) orientation than the <1,0,0) orientation, and the resultant
breakdown voltage between the source and the background is lower for the
17(1,1,1) crystal. As shown in the computation, a concentration of 1.5 x 10 '
atoms/on for (1,1,1) crystals gives approximately the same threshold voltage
(1 volt) as a concentration of 3 x 10 atoms/car for (1,0,0) crystals. The
corresponding breakdown voltages for a junction depth of 2 ^  are 12 volts
for (1,1,1) crystals and 24 volts for (1,0,0) crystals for the same threshold
voltage.
Effect of Gate Length; For a given diffused distance x, of the
channel, a larger gate length increases the distance between the diffusion
front and the drain junction and hence the effect of the depletion mode region.
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Thus, a shorter gate length increases the saturated current. The computed
difference is shown in Figure 11.10. The percentage increase is smaller at
lower gate voltages, because the enhancement region is dominant.
Thus, geometrically, the transconductance is both a function of
the channel length and the diffusion distance. In practice, it is easier to
form a shallow junction which is controlled by a diffusion technique than
to fabricate a short gate which is controlled by a photo-engraving technique.
For high frequency operation, a longer gate increases the gate
capacitance. This capacitance contributes to the Miller feedback capacitance
and the input capacitance. For the case shown in Figure II.5, the transconductance
_Q _1 C
gjjj at VG = 5V is 0.25 x 10 ^  mhos and the input capacitance c. = 8.85 x 10 f;
the gain-bandwidth product is S../2TTC. =4.5 GHz.
Effect of Substrate Conductivity; The double diffused MOS transistor
can be fabricated on either a p-type substrate or an n-type substrate. When
a p-type substrate is used, the n-type sources and drains are isolated from
one another and hence the transistors are self-isolating. The p-type
substrate is therefore desirable for integrated circuits. On the other
hand, the n-type substrate has the same conductivity type as the channel,
and can hence increase the conductivity of the channel near the drain.
It is interesting to find out the quantitative difference in performance
of an n-type substrate and a p-type substrate.
When the substrate is n-type, the threshold voltage is reduced,
because the p-type diffusion is compensated by the n-type background and
becomes less concentrated. The increased conductance of the channel can
be represented by an equivalent negative threshold voltage V . If the
conductance beyond the diffused junction is a rectangular bar of thickness
t , then the V for depleting the electron charge in this section of thes p
channel is equal to:
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VpS (5)
For practical devices, the equivalent thickness is of the order of the n+
drain region depth. N. must be low enough for the diffused p-type channel
to convert. If we take t = 2 urn. N. = 10 5 atoms/car and c = 3.54 x 10~8 ^ ' D OX
f/cm (corresponding to an oxide thickness of lOOOfl) then Vp = -ly. The
threshold voltage for the n-type background portion of the channel can now
be written as
for N = 1012 charges/cm2, V™ = - 5.85V.ss J.TI
On the other hand, when p-type background is used, the threshold
voltage at x = L in the absence of any self-bias effect in the depletion layer
is given by Equation (5). For a p-type substrate with the same background
concentration =» 10 ^  atoms/cm , the threshold voltage is approximately the
same, i.e. -5V Thus, the only effect decreasing the conductance of the
channel with a p-type substrate is the extra charge stored in the depletion
layer of the reverse-biased junction.
The results of the computation are shown in Figure 11.11.
Operation of Depletion Mode Load Device
When a depletion mode load device is used in conjunction with an
enhancement mode double diffused MOS transistor to reduce power dissipation and
to increase speed, ' the operation can also be analyzed by a similar computer
program. There are two configurations for the depletion mode load device:
(a) the common drain configuration with the gate short-circuited to the drain
as shown in Figure II.12a, and (b) the common source configuration6 with the gate
short-circuited to the source as shown in Figure II.12b.
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For the conron drain characteristics the drain current can be computed
by substituting VD as VG in Equation (a). For the load device, V(x) In
Equation (3) should refer to the source which is now a voltage V. relative
to the substrate. Thus,
VD - VDD - Vout
where VDD is the supply voltage.
Equation (3) should now be modified as
IWn i-
= i_£ rv _L LVD
where the threshold voltage V_,(x) is defined as:
qN t.q. N(x)' 20 + V(x) 4- V '
V*> = *GS - 7^ + 2 *? + jLji - S - —
ox ox
The results of the computation are plotted in Figure II.13a as the "b" set of ourvee
with V . as running parameters. When the load device characteristic is super-
imposed on that of the double-diffused switching transistor as shown in
Figure 11.14, the logic level can be solved by finding the' intersection of curve
(a) and curve (b). Note, that the "0" state jvoltage level is a substantial
fraction of the supply voltage V_D. Such a high "0" state lofeic level
is undesirable from the standpoint of noise margin. If the "0" state logic
level is to be lowered, either the load device should be made with a longer
channel length or the channel of the active transistor should be made wider.
Either alternatives results in an enlargement of area.
For the common source configuration, the computation can be performed
by setting VG = 0 in Equation (3) and using VT(X) as defined by Equation (9).
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Thus,
The results of the computer analysis is also plotted in Figure II . 13 as the set of
curves "c" with V . as running parameter* Since the drain current saturates
for the common source configuration, the "0" state voltage level, as indicated
by the intersection of curve (a) and curve (c) in Figure 11.14, is near zero,
Thus the logic level is well defined. This fact implies that the load device
can be made the same size as the double-diffused active transistor.
Design
An integrated circuit incorporating DMDS transistors was designed
for testing the speed and power dissipation. There are seven DMOS test
devices on the chip. Devices #1, #2, #3 are inverters of DMOS switching
transistors and depletion mode load device with different channel widths.
Another inverter (#4) is a conventional inverter with enhancement mode
load device. Device #5 is a 3 -input NOR gate using the depletion mode load
device and enhancement mode input DMOS transistors. Device #6 is another
3-input NOR gate with aluminum as one of the input gates. Device #7 is a
silicon gate capacitor for C-V measurement. The dimensions of these devices
are listed in Table 1.
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Name
1. Inverter A
2. Inverter B
3. Inverter C
4. 3-Input NOR
5. 3-Input NOR
6. Inverter
(Conventional
7. Capacitor
Switching Device
L W/L
7s* 60
5u 60
3u 70
(a)5t* 34
(b)5u 34
(e)5u 34
(a)** 34
(b)5u 34
c;5u 34
) 5U 104
590* x 80u
Load Device
- -L . • W/L Mod«
•?U 60 D
5U 60 D
3n 70 D
5U 34 D
5i* 34 D
5t* 34 D
5u 34 D
5u 34 D
5u 34 D
5u 14 E
Gate C
Eply'Si
"
"
H
H
it
Al
Poly Si
tonfiffuration
7
+
^
'"~-\t\
OoT
. J J J
Hs s st.
lrJ
 ? OOT f~ rj — i_L"--u
HI—
The masks for the different levels are shown in Figure 11.15.
Mask #1 P-isolation diffusion
Mask #2 Source-drain diffusion
Mask #3 P channel enhancement diffusion
Mask #4 Polycrystalline Si gate and shield separation
etch
Mask #5 Contact
Mask #6 Al interconnection delineation
Figure II.I5g shows the terminals labeled for the different devices.
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Proceasing
The original substrate is n-type silicon. The low acceptor
concentration of the n-type silicon together with the surface state charges
at the Si - Si02 interface creates an inversion layer suitable for producing
depletion mode devices. However, means should be provided to isolate the
inversion layers and to prevent cross-talk. This can be accomplished by
introducing a p-type isolation diffusion. This p-type concentration should
not be too high, as premature breakdowns may result when coming into contact
with subsequent n + source and drain diffusions. To further insure against
inversion, the silicon shield is incorporated.
The fabrication steps are shown in Figure 11.16. After first masking,
p-type isolation regions are first selectively diffused into a rr-type substrate
(Figure II.l6a). The masking oxide is removed. The substrate is next deposited
with a thin layer of gate oxide (say, IK X), followed by a layer of poly-
crystalline silicon gate (say, 5K 8) and then a layer of silicon nitride
(Figure II.l6b)..
In the second masking step, windows for the outlines of source and drain
are opened through the Si, N, and poly Si layers (Figure II.l6b). In the third
masking step the mask for the source window is opened through the gate oxide.
This mask is made slightly larger than the window of the first mask to insure
alignment of the double-diffusions of the source. During photoetching, the
Si.N, prevents the polycrystalline layer from being exposed.
With the source window opened, p-type dopant is diffused into the
substrate as shown in Figure II.l6c. During the drive-in diffusion, the. exposed
polycrystalline silicon becomes oxidized. After the drive-in diffusion, all
the oxide on top of the polyerystalline silicon and that covering the drain
region is removed and ir+type dopant is diffused into the source and drain
regions as shown in Figure H.i6b.
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After the fourth masking, the polycrystalline silicon is
selectively etched to isolate the gate leaving the rest of the polycrys-
talline silicon to serve as an electrostatic shield. Then another layer
of glass is grown over the structure. In the fifth masking step, contact
windows are opened. After aluminum evaporation and sintering the last
masking step is applied to delineate the interconnection.
The structure thus fabricated is graded in resistivity to
prevent punch-through and has a very narrow channel length to increase
the frequency response. The contacts are on the top to permit a planar
integrated circuit structure. The polycrystalline shield will prevent
the creation of inversion layers in the isolation regions.
During the process development for this phase, the lower
temperature polysilicon process was incorporated. The same problems
described in the section on the shielded shift register was encountered.
However, the redistribution cycle of the second boron diffusion, about
3 hours, affected the poly layer even more. If an oxidizing atmosphere
was used, the poly layer was completely oxidized. On the other hand, if
a nonoxidizing nitrogen atmosphere was used, the layer became almost
impossible to acid etch. Fortunately, the solution to the shielded
shift register problems were effective when applied to this structure.
By covering the poly layer with successive layers of nitride and oxide,
the layer was shielded from the effects of oxygen and nitrAgen at high
temperatures. In addition, the phosphorus doping of the poly layer was
not performed until after the last polysilicon etching step was completed.
As with the shift register, the plasma etching technique was utilized and
undercutting was minimized to an acceptable degree.
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Experimental Results
The processing steps of the double diffused MOS are as follows:
1) Substrate: (111), p type 10 to 3CQ cm.
2) Thermal Oxidation: 5000X thick.
3) Photoengraving for P+ guard ring.
4) p+ boron diffusion: 1000/sq, 5um.
5) Oxide Removal
6) Gate dielectric: 8008, SiO plus $0e8 silicon nitride.
7) Vapor growth of polycrystalline silicon by decomposition
of silane: 3000A.
8) Diffusion Mask Growth: 1000A* silicon nitride plus 5008
silicon dioxide.
9) Photoengraving for n+ source and drain windows through
top oxide.
10) Photoengraving for p+ source window to substrate.
11) p+ boron diffusion: 1250/sq, 3um
12) Plasma etch of polycrystalline silicon from drain windows
and then removal oxide from both source and drain windows.
13) n+ phosphorus diffusion: 100/sq.,
1A) Photoengraving of contact windows.
15) Aluminization: 7000?.
16) Photoengraving of interconnect pattern.
17) Sintering.
The experimental self -aligned silicon gate DMDS integrated
inverter is shown in Figure 11.17. The DMOS transistor Q- has a length of
7am and a width of 420um. The depletion mode load device Qg has the same
dimensions.. In DMOS integrated circuits, it is possible to design both
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devices to have the same dimension (ratio less) because of the higher
inductance of the depletion-mode load deviceo This ratioless feature
allows for higher density.
The VI characteristics of the DMOS transistor and the load
device are shown in Figure II.l8a and H.lSb. Note that the transconductance
of the DMDS transistor at 5mA of drain current and 8V of drain voltage
is greater than 3nmho. From a theoretical standpoint, the maximum
achievable trans conductance = WC v . ' . .
S - ."
•where W = channel width = 420 x ICf^ cm. - .- , , .'.'-..
C =* gate capacitance per unit area.
= dielectric constant of oxide/gate oxide thickness.
« 3.4 x lG~13(F/cm)/0.15 x 10"A (cm)
. v_ = scattering limited velocity = 6 x 10 cm/s
o • • ' . •
The theoretical g_ max using our parameters should be about 5nimhos. Thus
our result is approaching the theoretical value.
Note also that the drain current for the load device is 15mA
which is larger than the drain current of the DMDS transistor turned on
with more than 4V of gate bias.
Similar DMOS inverters with channel length of 5nm and similar
width/length ratio were also fabricated. The results are comparable.
Summary
The effective length of an MOS transistor can be made narrow by
using double-diffusion similar to a bipolar transistor. Computations were
conducted for n-channel double diffused transistor with different surface
concentrations, channel lengths, channel gradients, surface state densities
and substrate concentrations. A shorter channel length and a higher surface
state density, e.g. <l,l,i> crystal, gave a higher drain current and trans-
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conductance. The maximum trans conductance in many cases occurs at low gate
voltages. The computations indicate that a gain-bandwidth product in the
gigahertz range can be expected when the graded channel region is less than
lum. The difference in n-type substrate and p~type substrate is not substantial.
The analysis is also useful in predicting the performance of any
integrated logic circuit using the diffused enhancement transistor as the active
switch and a depletion mode transistor (without a diffused channel) as the
load device. The computation indicates that satisfactory performance can be
obtained using a load device with the same geometry and an ON voltage of only
a fraction of a volt. This revelation Indicates that double-diffused channel
MQS transistors not only give higher speed but also smaller chip-area for
integrated circuits and a lower supply voltage (hence less power dissipation).
Experimental shielded DMOS integrated inverters were designed and
fabricated. New process techniques were developed to achieve self-aligned
gate, enhancement-mode DMOS switching transistor and depletion mode load device
in an integrated structure. The performances of these DMOS transistors and
inverters show high transconductance and speed as expected.
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Appendix
Impurity Concentration Distribution of
Double-Diffused Channel
The Impurity concentration of a diffused layer driven in from a
plane source as shown in Figure II • ! can be approximated as a faussian
function. Thus the acceptor concentration at any point x can be expressed
as
r <x+xe>2-i
N(x) - NQ exp I 45T~"J (i)
where xa is the lateral distance of the n 4- source diffusion, N is the6 O
surface concentration at the source, D is the diffusivity and t is the diffusion
time.
At the source channel junction, the acceptor concentration N is
9
N e- N o
Similarly the acceptor concentration at x. is
(x , + Xv) 2 ,
N, = N exp f- •* (iii)
Dividing Equation (iii) by Equation (ii)
2
+ V
4 Dt - ,//f AT X (iv)
Strictly speaking, the lateral diffusion has a complementary error function
profile because the source is long in comparison with the diffused distance.
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Dividing Equation (i) by Equation (ii) and substituting Equation (iv) into
the quotient, one obtains
tiEl, fy <*2 + a**.)/*,,2 + sv.)
 (T)
When 2x » x. as is usually the case, the square terms in the
exponent become insignificant and equation (v) can be approximated as
(vl)
Equation (vi) indicates that the impurity concentration of the channel back-
ground can be approximated by an exponential function and is not dependent
on the source junction depth to a first degree of approximation.
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